

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

CONFIRMATION NO. ATTORNEY DOCKET NO. APPLICATION NO. FIRST NAMED INVENTOR FILING DATE 11336/513 (P03087US) 9305 Gerald R. Stanley 10/626,149 07/24/2003 **EXAMINER** 27879 7590 12/04/2006 HAN, YOUNGHUIE JESSICA **INDIANAPOLIS OFFICE 27879 BRINKS HOFER GILSON & LIONE** ART UNIT PAPER NUMBER ONE INDIANA SQUARE, SUITE 1600 INDIANAPOLIS, IN 46204-2033 2838 DATE MAILED: 12/04/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
Office Action Summary	10/626,149	STANLEY, GERALD R.	
	Examiner	Art Unit	
	Y. J. Han	2838	
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	correspondence address	
A SHORTENED STATUTORY PERIOD FOR REPL' WHICHEVER IS LONGER, FROM THE MAILING D Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication If NO period for reply is specified above, the maximum statutory period of Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tir will apply and will expire SIX (6) MONTHS from a, cause the application to become ABANDONE	N. nely filed the mailing date of this communication.	
Status			
<ul> <li>1) Responsive to communication(s) filed on <u>05 S</u></li> <li>2a) This action is FINAL. 2b) This</li> <li>3) Since this application is in condition for alloware closed in accordance with the practice under E</li> </ul>	s action is non-final.  nce except for formal matters, pro		
Disposition of Claims			
4) Claim(s) 1-39 and 47-55 is/are pending in the 4a) Of the above claim(s) is/are withdraw 5) Claim(s) is/are allowed.  6) Claim(s) 1-39 and 47-55 is/are rejected.  7) Claim(s) is/are objected to.  8) Claim(s) are subject to restriction and/o are subject to restriction and/o are subjected to by the Examine 10) The specification is objected to by the Examine 10) The drawing(s) filed on is/are: a) accomposition and are subjected to by the Examine 10) The oath or declaration is objected to by the Examine 11) The oath or declaration is objected to by the Examine 11) The oath or declaration is objected to by the Examine 11) The oath or declaration is objected to by the Examine 11)	wn from consideration.  or election requirement.  er.  epted or b)  objected to by the drawing(s) be held in abeyance. Settion is required if the drawing(s) is objected to by the drawing(s) is objected.	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:  1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list	s have been received. s have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)).	on No ed in this National Stage	
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Do 5) Notice of Informal P 6) Other:		

#### **DETAILED ACTION**

#### Election/Restrictions

1. Applicant's request for reconsideration of the restriction requirement of the last Office action is persuasive and, therefore, the restriction requirement of that action is withdrawn.

## Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-6, 34-39, 47-50, and 52-56 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lai et al (disclosed in IDS filed on 10/31/05) in view of Cyr (5,870,294).

Lai et al discloses the invention substantially as claimed including a first boost converter (Sa1, Da1, C1/Sa2, Da1, C2) that includes a first boost sub-circuit (Sa1, Da1, C1) coupled with a second boost sub-circuit (Sa2, Da1, C2); a second boost converter (Sa3, Da3, C3/Sa4, Da4, C4) coupled in series with the first boost converter, where the second boost converter includes a third boost sub-circuit (Sa3, Da3, C3) coupled with a fourth boost sub-circuit (Sa4, Da4, C4), where the first and second boost converters are configured to receive an input voltage (Vs) and supply a boost voltage (Fig. 1); and Table 1 shows the interleaved phasing such that switching duty of each switch is sequentially phased within a switching cycle; wherein the first and second boost sub-circuits are coupled in series and the third and fourth boost sub-circuits are coupled in series (Fig. 1 shows that all circuits are connected in series); wherein the power factor correction controller is configured to control the first and second boost converters with interleave of at least

Art Unit: 2838

four (Table 1 shows interleave of at least four); wherein the each of the first, second, third and fourth boost sub-circuits include a boost switch (Sa1, Sa2, Sa3, Sa4), the boost switch of each of the first, second, third and fourth boost sub-circuits coupled in series and configured to be coupled in parallel with an input voltage; wherein each of the first, second, third and fourth boost sub-circuits include a respective boost switch (Sa1, Sa2, Sa3, Sa4) and a respective boost capacitor (C1, C2, C3, C4), the respective boost capacitor being chargeable by the respective boost switch to a portion of the boost voltage; wherein the first boost converter includes a first boost capacitor (C1) and the second boost converter includes a second boost capacitor (C2), the first and second boost sub-circuits configured to charge the first boost capacitor to a portion of the boost voltage and the third and fourth boost sub-circuits configured to charge the second boost capacitor to a portion of the boost voltage.

Lai et al, however, does not disclose a power factor correction controller configured to control boost converters with pulse modulation. Cyr clearly teaches that the use of such controller is well known in the art. Figure 1 of Cyr shows Power Factor Corrector 22 with a boost topology driven by conditional PWM drive signals output by a gate array logic IC 24. Thus, it would have been obvious to one having ordinary skill in the art to employ the power factor correction controller in Lai et al, as taught by Cyr, to obtain the claimed invention for the purpose of minimizing component stresses.

4. Claims 7-11 and 13-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lai et al in view of Cyr, and further in view of Guerrera (5,923,152).

Lai et al as modified by Cyr discloses the invention substantially as claimed but does not disclose boost switches which are independently switchable. Guerrera teaches clearly that the

Art Unit: 2838

use of independently controlled switches (40, 46, 80, and 88 in Fig. 5) for obtaining the desired output voltage in the power factor correction circuit is well known in the art. Therefore, it would have been obvious to one having ordinary skill in the art to employ independently controlled switches in Lai et al as modified by Cyr, as taught by Guerrera, to obtain the claimed invention for the purpose of achieving highly efficient converter that minimizes harmonics and EMI problems.

5. Claims 12, 19-33, and 51 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lai et al in view of Cyr, and further in view of Pinheiro et al (disclosed in IDS filed on 03/28/06).

Lai et al as modified by Cyr discloses the invention substantially as claimed but does not disclose converter configured to balance the boost voltage. Pinheiro et al teaches that the use of boost power factor correction configure to balance the boost voltage is well known in the art. Therefore, it would have been obvious to one having ordinary skill in the art to employ the balancing of the boost voltage in Lai et al as modified by Cyr, as taught by Pinheiro et al, to obtain the claimed invention for the purpose of achieving highly efficient converter that minimizes input current ripple.

### Response to Arguments

6. Applicant's arguments have been considered but are moot in view of the new ground(s) of rejection.

Art Unit: 2838

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Y. J. Han whose telephone number is 571-272-2078. The examiner can normally be reached on Mon-Fri 6:30am-3:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Karl Easthom can be reached on 571-272-1989. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

J. Han

Primary Examiner
Art Unit 2838